



A

The HPD signal should also be controllable from the FPGA, i.e. the FPGA needs to be capable of connecting/disconnecting R25 from the HDMI 5V source (e.g. use a PMOS). Also, the presence of the 5V HDMI source needs to be notified to the FPGA; a 5V->3.3V divider is an acceptable solution.

B

According to Table 1-6 p.42 in UG381, 2.5V VCCO is permitted for TMDS inputs (but outputs, e.g. for the DVI port, must use 3.3V).



Copyright 2013 MIXXEO

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title: HDMI input

| Size | Number | Revision |
|------|--------|----------|
| A4 | | |


Date: 2013-12-22

Sheet of


File: Z:\projects\hdl\\hdmi_in.SchDoc

Drawn By:


A



B



C



Copyright 2013 MIXXEO

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title: DDR SDRAM

| Size | Number | Revision |
|------|--------|----------|
| A4 | | |

| | | |
|-------|------------------------------------|-----------|
| Date: | 2013-12-22 | Sheet of |
| File: | Z:\projects\hdl\.\ddr_sdram.SchDoc | Drawn By: |

A

B

C

D

A

A

B

B


C

C

D

D

Not matched, place as close as possible to the FPGA pins








Copyright 2013 twl <twl@stow@printf.cc>

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title **SSTL/LVTTL to DSI level adapter**

| Size | Number | Revision |
|-------|---|-----------|
| A4 | | |
| Date: | 2013-12-22 | Sheet of |
| File: | Z:\projects\hdl\..\dsi_level_adapter.SchDoc | Drawn By: |

A



Copyright 2013 twl <twlostow@print.cc>

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Discrete HDMI receiver (ADV7611)

| Size | Number | Revision |
|-------|--|-----------|
| A4 | | |
| Date: | 2013-12-22 | Sheet of |
| File: | Z:\projects hdl\.\hdmi_receiver.SchDoc | Drawn By: |

A


B

C

D

Copyright 2013 twl <twstow@printf.cc>


This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




U_power_supply
power_supply.SchDoc



U_HDMI_IN
hdmi_in.SchDoc




U_fpga
fpga.SchDoc




CN3

| | | |
|--------------|----|----|
| DSI_RESET_N | 29 | 30 |
| DSI_GPIO0 | 27 | 28 |
| DSI_GPIO1 | 25 | 26 |
| | 23 | 24 |
| | 21 | 22 |
| | 19 | 20 |
| | 17 | 18 |
| | 15 | 16 |
| | 13 | 14 |
| | 11 | 12 |
| GND | 9 | 10 |
| LCD_BL_A | 7 | 8 |
| GND | 5 | 6 |
| LCD_BOOST_FB | 3 | 4 |
| LCD_BL_FB | 1 | 2 |

U_SDRAM
ddr_sram.SchDoc




U_usb_uart_jtag
usb_uart_jtag.SchDoc



HDMI - DSI interface - top level

| Size | Number | Revision |
|-------|---------------------------------------|-----------|
| A4 | | |
| Date: | 2013-12-22 | Sheet of |
| File: | Z:\projects\hdl\.\hdmi-dsi-top.SchDoc | Drawn By: |




Copyright 2013 twl <twlostow@printf.cc>

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Copyright 2013 twl <twlostow@printf.cc>

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.



| Title | | |
|-------|---|-----------|
| Size | Number | Revision |
| A4 | | |
| Date: | 2013-12-22 | Sheet of |
| File: | Z:\projects\hdl\..\usb_uart_jtag.SchDoc | Drawn By: |