masteripper

  • Posts

    34
  • Joined

  • Last visited

Recent Profile Visitors

1465 profile views

masteripper's Achievements

  1. Well when I think I have tried everything something new always pops up. Recently I tried short circuit the EMMC to force its detection via Amlogic USB burn tool but no luck....but recently I read that you could utilize a rather more radical method of using the grounding from USB port and with the free end try just about any available pin... first chance I get I will give it a go.
  2. I think is dead....tried yesterday the UART connection and while i got again the boot output...i couldn't interrupt it...so..
  3. Thanks for reply man... tried SD but no luck...is dead in the water. I read somewhere that the last resort is to do flashing via UART but i am not sure of the procedure
  4. Short Story , dead TV box...no Leds,Lights,output...nothing...but serial console works Any idea of what is wrong =~=~=~=~=~=~=~=~=~=~=~= PuTTY log 2020.10.06 13:20:30 =~=~=~=~=~=~=~=~=~=~=~= SM1:BL:511f6b:81ca2f;FEAT:A0F83180:20282000;POC:F;RCY:0;EMMC:0;READ:0;0.0;CHK:0; bl2_stage_init 0x01 bl2_stage_init 0x81 hw id: 0x0001 - pwm id 0x00 bl2_stage_init 0xc0 bl2_stage_init 0x02 L0:00000000 L1:00000703 L2:00008067 L3:15000020 S1:00000000 B2:20282000 B1:a0f83180 TE: 135603 BL2 Built : 14:57:11, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz Board ID = 1 Set cpu clk to 24M Set clk81 to 24M Use GP1_pll as DSU clk. DSU clk: 1200 Mhz CPU clk: 1200 MHz Set clk81 to 166.6M eMMC boot @ 0 sw8 s board id: 1 Load FIP HDR DDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0 fw parse done PIEI prepare done 00000000 emmc switch 1 ok ddr saved addr:00016000 Load ddr parameter from eMMC, src: 0x02c00000, des: 0xfffd0000, size: 0x00001000, part: 0 00000000 emmc switch 0 ok fastboot data verify result: 255 Cfg max: 12, cur: 1. Board id: 255. Force loop cfg DDR4 probe LPDDR4_PHY_V_0_1_22-Built : 14:57:16, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 2. Board id: 255. Force loop cfg DDR4 probe ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 3. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 4. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 5. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 6. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 7. Board id: 0. not match..skip.. Cfg max: 12, cur: 8. Board id: 0. not match..skip.. Cfg max: 12, cur: 9. Board id: 0. not match..skip.. Cfg max: 12, cur: 10. Board id: 0. not match..skip.. Cfg max: 12, cur: 11. Board id: 0. not match..skip.. Cfg max: 12, cur: 12. Bo SM1:BL:511f6b:81ca2f;FEAT:A0F83180:20282000;POC:F;RCY:0;EMMC:0;READ:0;0.0;CHK:0; bl2_stage_init 0x01 bl2_stage_init 0x81 hw id: 0x0001 - pwm id 0x00 bl2_stage_init 0xc0 bl2_stage_init 0x02 L0:00000000 L1:00000703 L2:00008067 L3:15000020 S1:00000000 B2:20282000 B1:a0f83180 TE: 130693 BL2 Built : 14:57:11, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz Board ID = 1 Set cpu clk to 24M Set clk81 to 24M Use GP1_pll as DSU clk. DSU clk: 1200 Mhz CPU clk: 1200 MHz Set clk81 to 166.6M eMMC boot @ 0 sw8 s board id: 1 Load FIP HDR DDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0 fw parse done PIEI prepare done 00000000 emmc switch 1 ok ddr saved addr:00016000 Load ddr parameter from eMMC, src: 0x02c00000, des: 0xfffd0000, size: 0x00001000, part: 0 00000000 emmc switch 0 ok fastboot data verify result: 255 Cfg max: 12, cur: 1. Board id: 255. Force loop cfg DDR4 probe LPDDR4_PHY_V_0_1_22-Built : 14:57:16, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 2. Board id: 255. Force loop cfg DDR4 probe ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 3. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 4. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 5. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 6. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 7. Board id: 0. not match..skip.. Cfg max: 12, cur: 8. Board id: 0. not match..skip.. Cfg max: 12, cur: 9. Board id: 0. not match..skip.. Cfg max: 12, cur: 10. Board id: 0. not match..skip.. Cfg max: 12, cur: 11. Board id: 0. not match..skip.. Cfg max: 12, cur: 12. Board id: 0. not match..skip.. All ddr config failed... Reset... boot times 0SM1:BL:511f6b:81ca2f;FEAT:A0F83180:20282000;POC:F;RCY:0;EMMC:0;READ:0;0.0;CHK:0; bl2_stage_init 0x01 bl2_stage_init 0x81 hw id: 0x0001 - pwm id 0x00 bl2_stage_init 0xc0 bl2_stage_init 0x02 L0:00000000 L1:00000703 L2:00008067 L3:15000020 S1:00000000 B2:20282000 B1:a0f83180 TE: 135021 BL2 Built : 14:57:11, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz Board ID = 1 Set cpu clk to 24M Set clk81 to 24M Use GP1_pll as DSU clk. DSU clk: 1200 Mhz CPU clk: 1200 MHz Set clk81 to 166.6M eMMC boot @ 0 sw8 s board id: 1 Load FIP HDR DDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0 fw parse done PIEI prepare done 00000000 emmc switch 1 ok ddr saved addr:00016000 Load ddr parameter from eMMC, src: 0x02c00000, des: 0xfffd0000, size: 0x00001000, part: 0 00000000 emmc switch 0 ok fastboot data verify result: 255 Cfg max: 12, cur: 1. Board id: 255. Force loop cfg DDR4 probe LPDDR4_PHY_V_0_1_22-Built : 14:57:16, Sep 1 2020. g12a g3c95fed - gongwei.chen@droid11-sz ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 2. Board id: 255. Force loop cfg DDR4 probe ddr clk to 1320MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 3. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 4. Board id: 255. Force loop cfg DDR3 probe ddr clk to 648MHz dmc_version 0001 Check phy result INFO : End of initialization INFO : End of read enable training INFO : End of fine write leveling INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 5. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 6. Board id: 255. Force loop cfg LPDDR4 probe ddr clk to 912MHz dmc_version 0001 Check phy result INFO : ERROR : Training has failed! Check phy result INFO : ERROR : Training has failed! Check phy result INFO : End of initialization INFO : ERROR : Training has failed! 1D training failed Cfg max: 12, cur: 7. Board id: 0. not match..skip.. Cfg max: 12, cur: 8. Board id: 0. not match..skip.. Cfg max: 12, cur: 9. Board id: 0. not match..skip.. Cfg max: 12, cur: 10. Board id: 0. not match..skip.. Cfg max: 12, cur: 11. Board id: 0. not match..skip.. Cfg max: 12, cur: 12. Board id: 0. not match..skip.. All ddr config failed... Reset... boot times 0
  5. Use the USB 3.0 port...probably with the toothpick ....now if you are going to get a steady working environment or not is another story.....
  6. Well ...... almost SUCCESS I was really ready to throw it out of the window when ...somehow I remembered that I read somewhere that USB 3.0 port is considered "hot" for updating.....so i burned the image to a usb drive....toothpicked (i hold it for quite a few seconds) ...and i had...almost success... for some unknown reason my screen is hoping endlessly Can someone give a helping hand... Screen_Jumping.mp4
  7. Thanks man....so its a matter of support....too bad, curious don't they like money (?) ...
  8. For the few that keep an eye to the Amlogic CPU Boxes i have being unable to even bootup Armbian on my X96 Max+ So i took a look around ..... To my surprise i found quite some activity on both Rockchip & Allwinner and makes me scratch my head If i am not mistaken Rockchip has done some work on providing drivers but .... The Amlogic boxes carry a far better price/performance ratio or am I wrong ? Other than that i took a quick look around and the alternatives for e.g. S905X3 are quite expensive or way too old to compete,,,,am I missing something ?
  9. Returning to the original question : Has anyone with exactly the same specs (X96 Max+ 4/64, Android 9) managed to install Armbian successfully ? I feel thatI need to apologize - clarify a bit. Till now i never ever had issues with my 2 Tv Boxes (now 1 ) Especially the older Beelink X2 was kind of a Swiss Army Knife....whatever i threw it in the MicroSD it would boot no matter what (Armbian a lot of different versions , RetroOrangePi,OpenElec, DietPi,Batocera, i think LibreElec, Lakka ( a bit problematic if i recall) ...as long there was kind of "CPU" match it would boot without toothpicks or whatever) my other TV box S905 one day i decided that it was no good as Android, popped a LibreElec...presto...wanted something more ..CoreElec+EmuElec ...fine again....maybe i used the toothpick once) But i was completely unaware that the multiboot it's more than a temporary flag that is activated while the 1st boot is occured and if for any reason the machine would reboot hard it would loose it...i thought all the issues were due to the fact that some emmc flashing had occured....... So thanks for clarifying this.
  10. Thanks @SteeMan for the assistance.. given the fact that I switch MicroSDs and the one holding the Manjaro each time boots multiboot is enabled... what do you think ?
  11. I assume that when you run a - whatever - distribution from if you stay on the microsd no charges to the underlying system is performed...am I wrong ? How a modification could be possible without writing to the EMMC ? what about the subquestion...if the multi boot persists
  12. Thanks for replying @SteeMan Well it seems that almost nothing i do has an effect... At first I want to ask the "critical" question. If I enable the "multiboot" option via the toothpick should I do it everytime i test a new image ? the only "success" was with a Manjaro build but still I got quite a few issues. To be honest I tried to avoid the toothpick method (used the Update from Android) because I didn't like the idea of "hammering" the box with pulling and reinserting the power supply ...but anyway I have the following observations : As i said I tried many different configuration with Armbian and other distros and the only time i had some kind of "success" it was with the Manjaro but again i have severe Screen glitches and no LAN (maybe after an update I perform I suspect I lost Wifi...but anyway) The funny thing that makes me "thinking"....I installed Manjaro....pulled the SD card...tried Armbian (another SD)...nothing...reinserted the Manjaro ...it booted....this goes to the "critical" question. If the "multiboot" remains active i will try all available options till i get one that works...np on this. When I boot with the Armbian nothing happens regarding Armbian...it just goes to Android...suppose I have some error in whatever .dtb, u-ext...should I get something or is natural to have the TV box ignoring eveything and just booting the Android ?