Jump to content

Clearfog SFP Cage on Mainline Kernel


Recommended Posts

So, I am working on a Clearfog Pro here, having compiled a 4.14.17 kernel and built a Debian Buster image on the m2 ssd via debootstrap.  The board boots, and all the network ports behave as expected, but for the SFP cage.  After spending some time digging through menuconfig, and not finding the appropriate option, I hunted a little, and found that sfp.c, sfp-bus.c, and phylink.c are all in the kernel code, but no manner of configuration can access them.  I have dug up a couple of patchsets which seem necessary, but the dts patches (2nd link, january 2nd-7th, 2017 patches, near the bottom of the page) at least seem not to be merged into the mainline tree.  I have not examined the kernel code yet for inclusion of the phylink/i2c/sfp related code on a line for line basis, but I do see the aforementioned .c files and related headers present in the drivers/net/phy directory of the tree.

http://www.home.arm.linux.org.uk/~rmk/clearfog/v4.4-rc1-1/

https://patchwork.kernel.org/project/linux-arm-kernel/list/?submitter=165511&page=2

That is where I am at on it now, and am juggling several other responsibilities at the moment, so unfortunately fiber on the clearfog can't get my full attention just now.  I will update when I have made some progress, unless anybody has better ideas.

 

Enjoy,

Scott

 

Link to comment
Share on other sites

SFP support for Clearfogs depends on MVNETA phylink migration series, and this will be merged only in 4.16 AFAIK (and this patchset by itself requires phylink refactoring patches that are not present in current 4.15). Then MVNETA will select phylink and SFP option will be visible in Kconfig, but it still will need DT modifications in order to work.

Link to comment
Share on other sites

Thank you.  I will follow the progress on it.  Looks like the list of merges is here:

https://lkml.org/lkml/2018/1/31/589

While I could likely hack up the dts, it looked like the main devs had some other changes to go in there as well, as relates to how the switch chip interfaces with the arm cores.  While I don't mind pitching in, I don't want to screw something up either!

 

 

Link to comment
Share on other sites

Guest
This topic is now closed to further replies.
×
×
  • Create New...

Important Information

Terms of Use - Privacy Policy - Guidelines