• 0

Cubietruck - USB ports not working


gas_85
 Share

0

Question

Armbianmonitor:

Hello,

Just find out that my USB ports are not working. Quick dig shows that the are disabled:

# lsusb
# dmesg |grep usb
[    0.000000] Kernel command line: root=UUID=e8491c09-2260-4706-a9a4-1f9f96af1232 rootwait rootfstype=ext4 console=ttyS0,115200 console=tty1 hdmi.audio=EDID:0 disp.screen0_output_mode=1920x1080p60 panic=10 consoleblank=0 loglevel=1 ubootpart=5b507211-01 ubootsource=mmc usb-storage.quirks=0x2537:0x1066:u,0x2537:0x1068:u   sunxi_ve_mem_reserve=0 sunxi_g2d_mem_reserve=0 sunxi_fb_mem_reserve=16 cgroup_enable=memory swapaccount=1
[    1.308752] usbcore: registered new interface driver usbfs
[    1.308799] usbcore: registered new interface driver hub
[    1.308867] usbcore: registered new device driver usb
[    2.702281] usbcore: registered new interface driver usb-storage
[    2.736004] usbcore: registered new interface driver usbhid
[    2.736007] usbhid: USB HID core driver
[    2.858064] usb0-vbus: disabling
[    2.858070] usb1-vbus: disabling
[    2.858079] usb2-vbus: disabling

I try to check overlays, but there is nothing related to usb:

Spoiler

# ls -laR /boot | grep sun7i-a20
-rw-r--r-- 1 root root 39992 Jul  5 17:58 sun7i-a20-bananapi-m1-plus.dtb
-rw-r--r-- 1 root root 40331 Jul  5 17:58 sun7i-a20-bananapi.dtb
-rw-r--r-- 1 root root 38033 Jul  5 17:58 sun7i-a20-bananapro.dtb
-rw-r--r-- 1 root root 38954 Jul  5 17:58 sun7i-a20-cubieboard2.dtb
-rw-r--r-- 1 root root 40903 Jul  5 17:58 sun7i-a20-cubietruck.dtb
-rw-r--r-- 1 root root 37753 Jul  5 17:58 sun7i-a20-hummingbird.dtb
-rw-r--r-- 1 root root 37770 Jul  5 17:58 sun7i-a20-i12-tvbox.dtb
-rw-r--r-- 1 root root 37941 Jul  5 17:58 sun7i-a20-icnova-swac.dtb
-rw-r--r-- 1 root root 38706 Jul  5 17:58 sun7i-a20-itead-ibox.dtb
-rw-r--r-- 1 root root 40984 Jul  5 17:58 sun7i-a20-lamobo-r1.dtb
-rw-r--r-- 1 root root 36189 Jul  5 17:58 sun7i-a20-m3.dtb
-rw-r--r-- 1 root root 36551 Jul  5 17:58 sun7i-a20-mk808c.dtb
-rw-r--r-- 1 root root 40842 Jul  5 17:58 sun7i-a20-olimex-som-evb-emmc.dtb
-rw-r--r-- 1 root root 40429 Jul  5 17:58 sun7i-a20-olimex-som-evb.dtb
-rw-r--r-- 1 root root 40530 Jul  5 17:58 sun7i-a20-olimex-som204-evb-emmc.dtb
-rw-r--r-- 1 root root 40154 Jul  5 17:58 sun7i-a20-olimex-som204-evb.dtb
-rw-r--r-- 1 root root 37425 Jul  5 17:58 sun7i-a20-olinuxino-lime.dtb
-rw-r--r-- 1 root root 40538 Jul  5 17:58 sun7i-a20-olinuxino-lime2-emmc.dtb
-rw-r--r-- 1 root root 39917 Jul  5 17:58 sun7i-a20-olinuxino-lime2.dtb
-rw-r--r-- 1 root root 41144 Jul  5 17:58 sun7i-a20-olinuxino-micro-emmc.dtb
-rw-r--r-- 1 root root 40743 Jul  5 17:58 sun7i-a20-olinuxino-micro.dtb
-rw-r--r-- 1 root root 40201 Jul  5 17:58 sun7i-a20-orangepi-mini.dtb
-rw-r--r-- 1 root root 39543 Jul  5 17:58 sun7i-a20-orangepi.dtb
-rw-r--r-- 1 root root 39315 Jul  5 17:58 sun7i-a20-pcduino3-nano.dtb
-rw-r--r-- 1 root root 39131 Jul  5 17:58 sun7i-a20-pcduino3.dtb
-rw-r--r-- 1 root root 39491 Jul  5 17:58 sun7i-a20-wexler-tab7200.dtb
-rw-r--r-- 1 root root 38945 Jul  5 17:58 sun7i-a20-wits-pro-a20-dkt.dtb
-rw-r--r-- 1 root root  6817 Jul  5 17:58 README.sun7i-a20-overlays
-rw-r--r-- 1 root root   267 Jul  5 17:58 sun7i-a20-analog-codec.dtbo
-rw-r--r-- 1 root root   386 Jul  5 17:58 sun7i-a20-can.dtbo
-rw-r--r-- 1 root root  5845 Jul  5 17:58 sun7i-a20-fixup.scr
-rw-r--r-- 1 root root   502 Jul  5 17:58 sun7i-a20-i2c1.dtbo
-rw-r--r-- 1 root root   502 Jul  5 17:58 sun7i-a20-i2c2.dtbo
-rw-r--r-- 1 root root   502 Jul  5 17:58 sun7i-a20-i2c3.dtbo
-rw-r--r-- 1 root root   792 Jul  5 17:58 sun7i-a20-i2c4.dtbo
-rw-r--r-- 1 root root   592 Jul  5 17:58 sun7i-a20-mmc2.dtbo
-rw-r--r-- 1 root root  2301 Jul  5 17:58 sun7i-a20-nand.dtbo
-rw-r--r-- 1 root root   778 Jul  5 17:58 sun7i-a20-pps-gpio.dtbo
-rw-r--r-- 1 root root   449 Jul  5 17:58 sun7i-a20-pwm.dtbo
-rw-r--r-- 1 root root  1043 Jul  5 17:58 sun7i-a20-spdif-out.dtbo
-rw-r--r-- 1 root root   555 Jul  5 17:58 sun7i-a20-spi-add-cs1.dtbo
-rw-r--r-- 1 root root  1093 Jul  5 17:58 sun7i-a20-spi-jedec-nor.dtbo
-rw-r--r-- 1 root root  1057 Jul  5 17:58 sun7i-a20-spi-spidev.dtbo
-rw-r--r-- 1 root root   808 Jul  5 17:58 sun7i-a20-uart2.dtbo
-rw-r--r-- 1 root root  1078 Jul  5 17:58 sun7i-a20-uart3.dtbo
-rw-r--r-- 1 root root   512 Jul  5 17:58 sun7i-a20-uart4.dtbo
-rw-r--r-- 1 root root   512 Jul  5 17:58 sun7i-a20-uart5.dtbo
-rw-r--r-- 1 root root   512 Jul  5 17:58 sun7i-a20-uart6.dtbo
-rw-r--r-- 1 root root   512 Jul  5 17:58 sun7i-a20-uart7.dtbo
-rw-r--r-- 1 root root   777 Jul  5 17:58 sun7i-a20-w1-gpio.dtbo

 

I try to run

sunxi-pio -m PB10<1><0><default><1>
sunxi-pio -m PB11<1><0><default><1>

as described here:

bust without success. Provided doku: /boot/dtb-4.19.57-sunxi/overlay/README.sun7i-a20-overlays does not say anything about USB hosts and I see that there is no PB10 and PB11.

Spoiler

# cat /boot/dtb-4.19.57-sunxi/overlay/README.sun7i-a20-overlays
This document describes overlays provided in the kernel packages
For generic Armbian overlays documentation please see
https://docs.armbian.com/User-Guide_Allwinner_overlays/

### Platform:

sun7i-a20 (Allwinner A20)

### Platform details:

Supported pin banks: PB, PC, PD, PE, PG, PH, PI

SPI controller 0 have 2 exposed hardware CS,
other SPI controllers have only one hardware CS
Reference: A20 Datasheet sections 6.3.5.1, 1.19.2

I2C bus 0 is used for the AXP209 PMIC

### Provided overlays:

- analog-codec
- can
- i2c1
- i2c2
- i2c3
- i2c4
- i2s0
- i2s1
- mmc2
- nand
- pps-gpio
- pwm
- spdif-out
- spi0
- spi1
- spi2
- spi-add-cs1
- spi-jedec-nor
- spi-spidev
- uart1
- uart2
- uart3
- uart4
- uart5
- uart6
- uart7
- w1-gpio

### Overlay details:

### analog-codec

Activates SoC analog codec driver that provides Line Out and Mic In
functionality

## can

Activates SoC CAN controller

CAN pins (TX, RX): PH20, PH21

### i2c1

Activates TWI/I2C bus 1

I2C1 pins (SCL, SDA): PB18, PB19

### i2c2

Activates TWI/I2C bus 2

I2C2 pins (SCL, SDA): PB20, PB21

### i2c3

Activates TWI/I2C bus 3

I2C3 pins (SCL, SDA): PI0, PI1

### i2c4

Activates TWI/I2C bus 4

I2C4 pins (SCL, SDA): PI2, PI3

### i2s0

Activates SoC I2S controller 0

I2S0 pins (MCLK, BCLK, LRCK, DO0, DO1, DO2, DO3, DI): PB5, PB6, PB7, PB8, PB9, PB10, PB11, PB12

### i2s1

Activates SoC I2S controller 1

I2S1 pins (MCLK, BCLK, LRCK, DO, DI): PA9, PA14, PA15, PA16, PA17

### mmc2

Activates SD/MMC controller 2. To be used on boards with second SD slot, eMMC
or tSD instead of NAND storage.

MMC2 pins: PC6, PC7, PC8, PC9, PC10, PC11

Parameters:

param_mmc2_cd_pin (pin)
	SD/MMC 2 card detect pin
	Optional
	Default: PH0

param_mmc2_non_removable (bool)
	Option for non-removable storage options on MMC 2 controller (eMMC or tSD)
	Optional
	Default: 0
	Set to 1 to use this option

### nand

Activates NAND controller

This overlay should not be used until mainline MLC NAND support
allows using NAND storage reliably

### pps-gpio

Activates pulse-per-second GPIO client

Parameters:

param_pps_pin (pin)
	Pin PPS source is connected to
	Optional
	Default: PI15

param_pps_falling_edge (bool)
	Assert by falling edge
	Optional
	Default: 0
	When set (to 1), assert is indicated by a falling edge
		(instead of by a rising edge)

### pwm

Activates hardware PWM controller

PWM pins (PWM0, PWM1): PB2, PI3

Parameters:

param_pwm_pins (string)
	PWM pins activated with this overlay
	Optional
	Default: both
	Supported values: 0, 1, both
	If set to 0 only PWM0 can be used,
		if set to 1 then only PWM1 can be used,
		if set to both (default), both PWM0 and PWM1 can be used

### spdif-out

Activates SPDIF/Toslink audio output

SPDIF pin: PB13

### spi0

Activates SPI controller 0 to use it with other overlays and sets up the pin multiplexing for it

SPI 0 pins (MOSI, MISO, SCK, CS0, CS1): PI12, PI13, PI11, PI10, PI14

### spi1

Activates SPI controller 1 to use it with other overlays and sets up the pin multiplexing for it

SPI 1 pins (MOSI, MISO, SCK, CS0): PI18, PI19, PI17, PI16

### spi2

Activates SPI controller 2 to use it with other overlays and sets up the pin multiplexing for it

SPI 2 pins a (MOSI, MISO, SCK, CS0): PC21, PC22, PC20, PC19
SPI 2 pins b (MOSI, MISO, SCK, CS0): PB16, PB17, PB15, PB14

Parameters:

param_spi2_bus_pins (char)
	SPI bus 2 pinmux variant
	Optional
	Default: a
	Supported values: a, b
	Determines what pins SPI bus 2 is exposed on if SPI 2 is used

### spi-add-cs1

Activates SPI chip select 1 on SPI controller 0
This overlay is required for using chip select 1 with other SPI overlays

SPI 0 CS1 pin: PI14

### spi-jedec-nor

Activates MTD support for JEDEC compatible SPI NOR flash chips on SPI bus
supported by the kernel SPI NOR driver

SPI 0 pins (MOSI, MISO, SCK, CS0, CS1): PI12, PI13, PI11, PI10, PI14
SPI 1 pins (MOSI, MISO, SCK, CS0): PI18, PI19, PI17, PI16
SPI 2 pins a (MOSI, MISO, SCK, CS0): PC21, PC22, PC20, PC19
SPI 2 pins b (MOSI, MISO, SCK, CS0): PB16, PB17, PB15, PB14

Parameters:

param_spinor_spi_bus (int)
	SPI bus to activate SPI NOR flash support on
	Required
	Supported values: 0, 1, 2

param_spinor_spi_cs (int)
	SPI chip select number for SPI NOR connected to SPI bus 0
	Optional
	Default: 0
	Supported values: 0, 1
	Using chip select 1 on SPI 0 requires using "spi-add-cs1" overlay

param_spinor_max_freq (int)
	Maximum SPI frequency
	Optional
	Default: 1000000
	Range: 3000 - 100000000

### spi-spidev

Activates SPIdev device node (/dev/spidevX.Y) for userspace SPI access,
where X is the bus number and Y is the CS number

SPI 0 pins (MOSI, MISO, SCK, CS0, CS1): PI12, PI13, PI11, PI10, PI14
SPI 1 pins (MOSI, MISO, SCK, CS0): PI18, PI19, PI17, PI16
SPI 2 pins a (MOSI, MISO, SCK, CS0): PC21, PC22, PC20, PC19
SPI 2 pins b (MOSI, MISO, SCK, CS0): PB16, PB17, PB15, PB14

Parameters:

param_spidev_spi_bus (int)
	SPI bus to activate mcp2515 support on
	Required
	Supported values: 0, 1, 2

param_spidev_spi_cs (int)
	SPI chip select number for SPIdev on SPI bus 0
	Optional
	Default: 0
	Supported values: 0, 1
	Using chip select 1 on SPI 0 requires using "spi-add-cs1" overlay

param_spidev_max_freq (int)
	Maximum SPIdev frequency
	Optional
	Default: 1000000
	Range: 3000 - 100000000

### uart2

Activates serial port 2 (/dev/ttyS2)

UART 2 pins (TX, RX, RTS, CTS): PI18, PI19, PI16, PI17

Parameters:

param_uart2_rtscts (bool)
	Enable RTS and CTS pins
	Optional
	Default: 0
	Set to 1 to enable CTS and RTS pins

### uart3

Activates serial port 3 (/dev/ttyS3)

UART 3 pins a (TX, RX, RTS, CTS): PG6, PG7, PG8, PG9
UART 3 pins b (TX, RX, RTS, CTS): PH0, PH1, PH2, PH3

Parameters:

param_uart3_pins (char)
	Determines what pins UART 3 is exposed on
	Optional
	Default: a
	Supported values: a, b

param_uart3_rtscts (bool)
	Enable RTS and CTS pins
	Optional
	Default: 0
	Set to 1 to enable CTS and RTS pins

### uart4

Activates serial port 4 (/dev/ttyS4)

UART 4 pins a (TX, RX): PG10, PG11
UART 4 pins b (TX, RX): PH4, PH5

Parameters:

param_uart4_pins (char)
	Determines what pins UART 4 is exposed on
	Optional
	Default: a
	Supported values: a, b

### uart 5

Activates serial port 5 (/dev/ttyS5)

UART 5 pins (TX, RX): PH6, PH7

### uart 6

Activates serial port 6 (/dev/ttyS6)

UART 6 pins (TX, RX): PI12, PI13

### uart 7

Activates serial port 7 (/dev/ttyS7)

UART 7 pins (TX, RX): PI20, PI21

### w1-gpio

Activates 1-Wire GPIO master
Requires an external pull-up resistor on the data pin
or enabling the internal pull-up

Parameters:

param_w1_pin (pin)
	Data pin for 1-Wire master
	Optional
	Default: PI15

param_w1_pin_int_pullup (bool)
	Enable internal pull-up for the data pin
	Optional
	Default: 0
	Set to 1 to enable the pull-up
	This option should not be used with multiple sensors or long wires -
		please use external pull-up resistor instead

 

My /boot/armbianEnv.txt looks following, I believe something wrong with usbstoragequirks.

# cat /boot/armbianEnv.txt
verbosity=1
logo=disabled
console=both
disp_mode=1920x1080p60
overlay_prefix=sun7i-a20
#rootdev=UUID=5241c6ce-98c7-4352-8c81-808c54cf4cf7
rootdev=UUID=e8491c09-2260-4706-a9a4-1f9f96af1232
rootfstype=ext4
usbstoragequirks=0x2537:0x1066:u,0x2537:0x1068:u

Any Ideas how to enable it?

Link to post
Share on other sites

4 answers to this question

Recommended Posts

Donate and support the project!

  • 0
1 hour ago, Igor said:

It looks like nobody made USB overlays for chips older than H3/H5

Right ! But maybe also with another reason : on my A20-Micro, both USBs are already enabled by the Main DT ...

 

On 9/3/2019 at 5:07 AM, gas_85 said:

As I see has also nothing related to USB host. Or?

But I don't know for Cubietruck ... What "lsusb" is reporting ?

Link to post
Share on other sites

Guest
This topic is now closed to further replies.
 Share

0